PCIe Archives - High-Performance Computing News Analysis | insideHPC https://insidehpc.com/tag/pcie/ At the Convergence of HPC, AI and Quantum Mon, 10 Jun 2024 15:08:23 +0000 en-US hourly 1 https://wordpress.org/?v=6.5.3 57143778 Synopsys Announces PCIe 7.0 IP for HPC-AI Chip Design https://insidehpc.com/2024/06/synopsys-announces-pcie-7-0-ip-for-hpc-ai-chip-design/ https://insidehpc.com/2024/06/synopsys-announces-pcie-7-0-ip-for-hpc-ai-chip-design/#respond Mon, 10 Jun 2024 15:08:12 +0000 https://insidehpc.com/?p=94212

SUNNYVALE, Calif., June 10, 2024 — Synopsys (Nasdaq: SNPS) today announced what it said is the industry’s first PCIe 7.0 IP solution consisting of controller, IDE security module, PHY, and verification IP. The company said the offering will enable chip makers to address demanding bandwidth and latency requirements for transferring massive amounts of data for compute-intensive AI […]

The post Synopsys Announces PCIe 7.0 IP for HPC-AI Chip Design appeared first on High-Performance Computing News Analysis | insideHPC.

]]> https://insidehpc.com/2024/06/synopsys-announces-pcie-7-0-ip-for-hpc-ai-chip-design/feed/ 0 94212 PCI-SIG Announces CopprLink Cable Specifications for PCIe 5.0 and 6.0 https://insidehpc.com/2024/05/pci-sig-announces-copprlink-cable-specifications-for-pcie-5-0-and-6-0/ https://insidehpc.com/2024/05/pci-sig-announces-copprlink-cable-specifications-for-pcie-5-0-and-6-0/#respond Wed, 01 May 2024 18:46:51 +0000 https://insidehpc.com/?p=93962

BEAVERTON, Ore. – May 1, 2024 – PCI-SIG, the organization responsible for the widely adopted PCI Express (PCIe) standard, today announced the release of the CopprLink Internal and External Cable specifications. The CopprLink Cable specifications provide signaling at 32.0 and 64.0 GT/s and leverage well-established industry standard connector form factors maintained by SNIA. “The CopprLink Cable […]

The post PCI-SIG Announces CopprLink Cable Specifications for PCIe 5.0 and 6.0 appeared first on High-Performance Computing News Analysis | insideHPC.

]]> https://insidehpc.com/2024/05/pci-sig-announces-copprlink-cable-specifications-for-pcie-5-0-and-6-0/feed/ 0 93962 HPC News Bytes 20231120: SC23 Overview – Exascale Update, New AI Chips, Quantum Village, UCIe-PCIe-Ultra Ethernet https://insidehpc.com/2023/11/hpc-news-bytes-20231120-sc23-overview-exascale-update-new-ai-chips-quantum-village-ucie-pcie-ultra-ethernet/ Mon, 20 Nov 2023 17:29:01 +0000 https://insidehpc.com/?p=92969

In this edition of the HPC News Bytes podcast, Shahin takes us on a rapid (5:04) tour of SC23, analyzing the key developments and new technologies that highlighted last week’s conference in Denver: Conference attendance expands to 14,000; exascale update and future; raft of new chips, many focused on AI; Quantum Village at SC23; UCIe, PCIe and Ultra Ethernet

The post HPC News Bytes 20231120: SC23 Overview – Exascale Update, New AI Chips, Quantum Village, UCIe-PCIe-Ultra Ethernet appeared first on High-Performance Computing News Analysis | insideHPC.

]]> 92969 PCI-SIG Exploring PCIe over Optical Interconnects https://insidehpc.com/2023/08/pci-sig-exploring-pcie-over-optical-interconnects/ Wed, 02 Aug 2023 15:16:54 +0000 https://insidehpc.com/?p=92053

BEAVERTON, OR. – August 2, 2023 – PCI-SIG today announced the formation of a workgroup to deliver PCI Express (PCIe) technology over optical connections. The PCI-SIG Optical Workgroup intends to be optical technology-agnostic, supporting a range of optical technologies, while potentially developing technology-specific form factors. “Optical connections will be an important advancement for PCIe architecture as they will […]

The post PCI-SIG Exploring PCIe over Optical Interconnects appeared first on High-Performance Computing News Analysis | insideHPC.

]]> 92053 PCIe 5.0 will supercharge AI at the Edge if it’s done right https://insidehpc.com/white-paper/pcie-5-0-will-supercharge-ai-at-the-edge-if-its-done-right/ https://insidehpc.com/white-paper/pcie-5-0-will-supercharge-ai-at-the-edge-if-its-done-right/#respond Wed, 23 Nov 2022 21:42:22 +0000 https://insidehpc.com/?post_type=wpdmpro&p=90577

PCIe Gen 5 is a key technology for driving transportable or edge AI systems to higher performance, especially those with demanding space, environmental or cooling needs. But AI program managers should evaluate their technology suppliers’ Gen 5 implementations to ensure they fully realize the technology’s benefits.

The post PCIe 5.0 will supercharge AI at the Edge if it’s done right appeared first on High-Performance Computing News Analysis | insideHPC.

]]> 0 90577 Molex Launches PCIe Cable Connection for Open Compute Project Servers  https://insidehpc.com/2022/10/molex-launches-pcie-cable-connection-for-open-compute-project-servers/ Wed, 12 Oct 2022 19:47:54 +0000 https://insidehpc.com/?p=90311

LISLE, IL – October 12, 2022 – Molex, a global electronics company, has announced its NearStack PCIe Connector System and Cable Assemblies for next-gen servers. Developed in collaboration with members of the Open Compute Project (OCP), NearStack PCIe replaces traditional paddle-card cable solutions to optimize signal integrity and improve system performance. A feature of NearStack PCIe is […]

The post Molex Launches PCIe Cable Connection for Open Compute Project Servers  appeared first on High-Performance Computing News Analysis | insideHPC.

]]> 90311 How Aerospace/Defense Can Harness Data with a Well-Designed AI Infrastructure https://insidehpc.com/2022/09/how-aerospace-defense-can-harness-data-with-a-well-designed-ai-infrastructure/ Mon, 12 Sep 2022 13:00:22 +0000 https://insidehpc.com/?p=90130

In this sponsored post, our friends over at Silicon Mechanics discuss how solving mission-critical problems using AI in the aerospace and defense industry is becoming more of a reality. Every day, new technologies emerge that can simplify deployment, management, and scaling of AI infrastructure to ensure long-term ROI. There are several questions to ask yourself to ensure deploying AI workloads, and harnessing the full potential of data, in aerospace/defense is much more plausible and efficient.

The post How Aerospace/Defense Can Harness Data with a Well-Designed AI Infrastructure appeared first on High-Performance Computing News Analysis | insideHPC.

]]> 90130 TEAMGROUP Claims 1st Heat Dissipating Graphene PCIe 4.0 SSD Label for Cooling Performance https://insidehpc.com/2022/08/teamgroup-claims-1st-heat-dissipating-graphene-pcie-4-0-ssd-label-for-cooling-performance/ Tue, 16 Aug 2022 15:14:13 +0000 https://insidehpc.com/?p=90026

August 16, 2022, Taipei — Memory company TEAMGROUP announced announced MP44L M.2 PCIe 4.0 SSD, featuring what it said is a breakthrough cooling technology: the industry’s first SSD label to incorporate graphene copper foil. This less than 1mm thick heat dissipating graphene SSD label has received Utility Patents [1] and is adhered to the SSD to provide […]

The post TEAMGROUP Claims 1st Heat Dissipating Graphene PCIe 4.0 SSD Label for Cooling Performance appeared first on High-Performance Computing News Analysis | insideHPC.

]]> 90026 PCI-SIG Announces PCI Express 7.0 Specification to Reach 128 GT/s https://insidehpc.com/2022/06/pci-sig-announces-pci-express-7-0-specification-to-reach-128-gt-s/ Tue, 21 Jun 2022 20:21:42 +0000 https://insidehpc.com/?p=89837 SANTA CLARA, Calif., June 21, 2022 — PCI-SIG today announced that the PCI Express (PCIe) 7.0 specification will double the data rate to 128 GT/s and is targeted for release to members in 2025. PCI-SIG technical workgroups will be developing the PCIe 7.0 specification with the following feature goals: Delivering 128 GT/s raw bit rate and […]

The post PCI-SIG Announces PCI Express 7.0 Specification to Reach 128 GT/s appeared first on High-Performance Computing News Analysis | insideHPC.

]]> 89837 Fungible Picks Avery Design Systems PCI Express VIP for Hyperscale Compliance, Connectivity https://insidehpc.com/2022/02/fungible-picks-avery-design-systems-pci-express-vip-for-hyperscale-compliance-connectivity/ Mon, 28 Feb 2022 19:44:16 +0000 https://insidehpc.com/?p=89178 Tewksbury, MA., Feb 28, 2022 — Avery Design Systems, maker of functional verification solutions, today announced its PCI Express Verification IP (VIP) has been selected by Fungible Inc., a data center infrastructure company, for compliance and connectivity of its Fungible Data Processing Unit (DPU). The Fungible DPU is designed to address requirements in hyperscale data […]

The post Fungible Picks Avery Design Systems PCI Express VIP for Hyperscale Compliance, Connectivity appeared first on High-Performance Computing News Analysis | insideHPC.

]]> 89178