chiplets Archives - High-Performance Computing News Analysis | insideHPC https://insidehpc.com/tag/chiplets/ At the Convergence of HPC, AI and Quantum Wed, 08 May 2024 20:03:00 +0000 en-US hourly 1 https://wordpress.org/?v=6.5.3 57143778 ISC 2024’s Wednesday Keynote: Two Trends Transforming HPC https://insidehpc.com/2024/05/isc-2024s-wednesday-keynote-two-trends-transforming-hpc/ https://insidehpc.com/2024/05/isc-2024s-wednesday-keynote-two-trends-transforming-hpc/#respond Fri, 03 May 2024 15:39:08 +0000 https://insidehpc.com/?p=93979

Overarching both themes is the slowing of Moore’s Law, the deceleration of improvement in HPC performance combined with increasing costs for new generations of systems. In addition, implementing and realizing the benefits of new systems is slowing ....

The post ISC 2024’s Wednesday Keynote: Two Trends Transforming HPC appeared first on High-Performance Computing News Analysis | insideHPC.

]]>
https://insidehpc.com/2024/05/isc-2024s-wednesday-keynote-two-trends-transforming-hpc/feed/ 0 93979
Cadence and Intel Foundry Partner on EMIB Packaging for Heterogeneous Integration https://insidehpc.com/2024/02/cadence-and-intel-foundry-partner-on-emib-packaging-for-heterogeneous-integration/ Wed, 21 Feb 2024 18:11:10 +0000 https://insidehpc.com/?p=93502

Feb. 21, 2024 — EDA software company Cadence and Intel Foundry have collaborated to develop an integrated advanced packaging flow utilizing Embedded Multi-die Interconnect Bridge (EMIB) technology to address the complexity in heterogeneously integrated multi-chip(let) architectures, the companies announced. The collaboration enables Intel customers to leverage advanced packaging to accelerate the high-performance computing (HPC), AI […]

The post Cadence and Intel Foundry Partner on EMIB Packaging for Heterogeneous Integration appeared first on High-Performance Computing News Analysis | insideHPC.

]]>
93502
@HPCpodcast: Tech Analyst Adrian Cockcroft on Trends Driving Future HPC Architectures https://insidehpc.com/2023/11/hpcpodcast-tech-analyst-adrian-cockcroft-on-trends-driving-future-hpc-architectures/ Fri, 01 Dec 2023 02:10:58 +0000 https://insidehpc.com/?p=93013

Along with his article to be found on this site, technology analyst Adrian Cockcroft of OrionX (and former AWS vice president) joins Shahin and Doug after SC23 to discuss TOP500 trends, the AI-HPC crossover, liquid cooling, chiplets, and the emergence of UCIe and CXL – some of the anticipated advancements are truly eye-popping. In this podcast, sponsored by Lenovo, the relentless pursuit of higher performance, the acceleration in the pace of change in high performance processing, is examined.

The post @HPCpodcast: Tech Analyst Adrian Cockcroft on Trends Driving Future HPC Architectures appeared first on High-Performance Computing News Analysis | insideHPC.

]]>
93013
Gen AI Chip Startup d-Matrix Announces $110M in Series B Funding https://insidehpc.com/2023/09/gen-ai-chip-startup-d-matrix-announces-110m-in-series-b-funding/ Wed, 06 Sep 2023 21:15:21 +0000 https://insidehpc.com/?p=92275

Santa Clara, Calif. – September 6, 2023 – Gerative AI chip startup d-Matrix has closed $110 million in a Series-B funding round led by Singapore-based global investment firm Temasek. The goal of the fundraise is to enable d-Matrix to begin commercializing Corsair, the world’s first Digital-In Memory Compute (DIMC), chiplet-based inference compute platform, after the […]

The post Gen AI Chip Startup d-Matrix Announces $110M in Series B Funding appeared first on High-Performance Computing News Analysis | insideHPC.

]]>
92275
Avery Design Systems Announces Verification Support for New Chiplet Interconnect Standard https://insidehpc.com/2022/06/avery-design-systems-announces-verification-support-for-new-chiplet-interconnect-standard/ Wed, 15 Jun 2022 19:21:35 +0000 https://insidehpc.com/?p=89807 Tewksbury, MA – June 15, 2022 – Avery Design Systems, a functional verification solutions company, today announced its support for the new UCIe (Universal Chiplet Interconnect Express) standard, providing an efficient approach to enable design and verification engineers to leverage the recently-introduced standard for die-to-die interface connectivity. Avery’s offering includes models and test suites that support […]

The post Avery Design Systems Announces Verification Support for New Chiplet Interconnect Standard appeared first on High-Performance Computing News Analysis | insideHPC.

]]>
89807
Heavyweight UCIe Consortium Launched to Standardize Chiplet Ecosystem https://insidehpc.com/2022/03/heavyweight-ucie-consortium-launched-to-standardize-chiplet-ecosystem/ Wed, 02 Mar 2022 17:19:05 +0000 https://insidehpc.com/?p=89195

A consortium of tech industry heavyweights today announced the Universal Chiplet Interconnect Express (UCIe) industry consortium with a mission to establish a die-to-die interconnect standard and foster an open chiplet ecosystem. Founding members include Advanced Semiconductor Engineering, Inc. (ASE), AMD, Arm, Google Cloud, Intel Corporation, Meta, Microsoft Corporation, Qualcomm Incorporated, Samsung, and Taiwan Semiconductor Manufacturing […]

The post Heavyweight UCIe Consortium Launched to Standardize Chiplet Ecosystem appeared first on High-Performance Computing News Analysis | insideHPC.

]]>
89195